## REMARKS

Reconsideration and allowance of the above-referenced application are respectfully requested.

Upon entry of this amendment, claims 1-31 (including amended claim 15) and new claim 32 will remain in the application.

## Claim Rejections - 35 U.S.C. § 102

Claims 1-6, 11-13, and 15-20 were rejected as being allegedly anticipated by U.S. Patent No. 6,405,289 to Arimilli, et al. ("Arimilli patent" or "Arimilli").

Applicants teach a technique for extending the local memory address space of a processor. In an embodiment, a processor may include a local addressable memory, such as an SRAM, in parallel with L1 local cache. A local memory controller may examine a local memory descriptor to determine whether a page containing a requested memory location is in the local addressable memory. If the requested memory location is not in the local addressable memory, the local memory controller may route the access to the local cache instead.

Arimilli discusses a coherent memory system in a symmetric multiprocessor computer. The processors communicate with each other before each read or write to a memory location. As part of this communication, a processor polls its own cache, e.g., L1 cache.

Arimilli does not teach or suggest the claimed subject matter. For example, Arimilli does not teach or suggest "accessing a local addressable memory in response to the local memory descriptor indicating that the memory block is in the local addressable memory" as recited in independent claim 1.

Although the portions of the Arimilli patent cited by Examiner discuss polling a cache, this is different from the claimed subject matter. In particular, a "local addressable memory" is different from a local cache.

An applicant may be his own lexicographer. Multiform

Desiccants Inc. v. Medzam Ltd., 133 F.3d 1473, 1477 (Fed. Cir.

1998); MPEP § 2111.01. As discussed in the specification in paragraph 0012, "[t]he processor core 105 may include local (L1) addressable memory, e.g., an L1 SRAM . . . . Unlike the L1 caches, the L1 SRAMs are 'real' memory and will return requested information if it exists." Thus, the specification makes clear that there is a distinction between "local addressable memory" and "local cache."

Arimilli also does not teach or suggest the subject matter of claim 11, e.g., "routing the request to one of a local addressable memory and a local cache in response to the state of a local memory descriptor associated with said memory block." In this claim, the claim language itself makes clear that a local addressable memory and a local cache are different because the claim recites the possibility of either one receiving the request.

For at least these reasons, Arimilli does not teach or suggest the subject matter of independent claims 1 and 11, and Applicants respectfully ask that these claims be allowed. Claims 2-10 and 12-14 depend from these claims and are allowable for at least this reason alone.

Examiner stated that the rejection of claims 15-20 was for the same reasons as the rejection of claims 1-14. Applicants respectfully request that claims 15-20 be allowed for at least the same reasons as those mentioned above with respect to claims 1-14.

## Claim Rejections - 35 U.S.C. § 103

Claims 7-10, 14, and 21-31 were rejected as allegedly being obvious in light of U.S. Patent No. 6,405,289 to Arimilli, et al. ("Arimilli patent" or "Arimilli").

Claims 7-10 and 14 depend from independent claims 1 and 11. Since claims 1 and 11 are allowable, as discussed above, claims 7-10 and 14 are also allowable.

Examiner stated that claims 21-31 were rejected for the same reasons as those discussed earlier with respect to claims 1-20, in combination with the idea that it would allegedly be obvious to put the methods on a computer readable medium.

Applicants refer to the above response to the rejection of claims 1-20. In particular, Applicants respectfully note that the specification makes clear that there is a distinction between "local addressable memory" and "local cache." For at least this reason, Applicants respectfully request that claims 21-31 be allowed.

## Conclusion

Applicants ask that all claims be allowed. Enclosed is a \$104 check for excess claim fees. Please apply any other charges or credits to Deposit Account No. 06-1050.

Respectfully submitted,

Date: December 15, 2003

Scott **¢**. Hárris

Reg. No. 32,030

Attorneys for Intel Corporation

Fish & Richardson P.C.

PTO Customer Number: 20985

12390 El Camino Real San Diego, CA 92130

Telephone: (858) 678-5070 Facsimile: (858) 678-5099

10347669.doc

KENYON S. JENCKES REG. NO. 41,873